- bit-level systolic array
- разрядная систолическая матрица
English-Russian dictionary of computer science and programming. 2013.
bit-level systolic array
Смотреть что такое "bit-level systolic array" в других словарях:
Reconfigurable computing — is a computer architecture combining some of the flexibility of software with the high performance of hardware by processing with very flexible high speed computing fabrics like field programmable gate arrays (FPGAs). The principal difference… … Wikipedia
Parallel computing — Programming paradigms Agent oriented Automata based Component based Flow based Pipelined Concatenative Concurrent computing … Wikipedia
Reduced instruction set computer — The acronym RISC (pronounced risk ), for reduced instruction set computing, represents a CPU design strategy emphasizing the insight that simplified instructions which do less may still provide for higher performance if this simplicity can be… … Wikipedia
Transport triggered architecture — The transport triggered architecture (TTA) is an application specific instruction set processor ( ASIP ) architecture template that allows easy customization of microprocessor designs. The basic idea of transport triggering is to allow programs… … Wikipedia
Datacube Inc. — Datacube Inc. (1978 2005) was an image processing company that developed real time hardware and software products for the industrial, medical, military and scientific markets. Contents 1 Early history 2 MaxVideo 10 3 MaxVideo 20 … Wikipedia
